kaltinsoy/learnFPGA
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
4 Commits 1 Branch 0 Tags
main
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
kaltinsoy 5937430167 register
2025-08-11 07:13:51 +03:00
BOARDS
initial commit
2025-08-02 06:09:31 +03:00
FIRMWARE
initial commit
2025-08-02 06:09:31 +03:00
bench_iverilog.v
ISA
2025-08-10 01:51:26 +03:00
clockworks.v
clockworks added
2025-08-02 06:13:01 +03:00
LESSON1.md
initial commit
2025-08-02 06:09:31 +03:00
README.md
ISA
2025-08-10 01:51:26 +03:00
SOC_pnr.json
clockworks added
2025-08-02 06:13:01 +03:00
SOC.fs
clockworks added
2025-08-02 06:13:01 +03:00
SOC.json
clockworks added
2025-08-02 06:13:01 +03:00
step1.v
initial commit
2025-08-02 06:09:31 +03:00
step2.v
initial commit
2025-08-02 06:09:31 +03:00
step3.v
initial commit
2025-08-02 06:09:31 +03:00
step3K.v
initial commit
2025-08-02 06:09:31 +03:00
step4.v
ISA
2025-08-10 01:51:26 +03:00
step5.v
register
2025-08-11 07:13:51 +03:00

README.md

Toolchain

  • Yosys / Yosys NextPNR / Yosys Apicula

ToDo

  • Check documentation Yosys !
  • TOBB labs
  • Anki cards
  • RISC-V ISA SET Manual
Description
Learn FPGA projects
Readme 336 KiB
Languages
C 88.8%
Verilog 5%
Shell 2.4%
Assembly 1.9%
Makefile 1.1%
Other 0.8%