xorGate
This commit is contained in:
@ -7,26 +7,26 @@
|
||||
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
|
||||
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
|
||||
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
|
||||
S_0x5628fffa0b60 .scope module, "notGateTB" "notGateTB" 2 1;
|
||||
S_0x56057d7feb60 .scope module, "notGateTB" "notGateTB" 2 1;
|
||||
.timescale 0 0;
|
||||
v0x5628fffafdd0_0 .var "A", 0 0;
|
||||
v0x5628fffafe70_0 .net "B", 0 0, L_0x5628fffaff40; 1 drivers
|
||||
S_0x5628fffa0cf0 .scope module, "uut" "notGate" 2 6, 3 1 0, S_0x5628fffa0b60;
|
||||
v0x56057d80ddd0_0 .var "A_i", 0 0;
|
||||
v0x56057d80de70_0 .net "B_o", 0 0, L_0x56057d80df40; 1 drivers
|
||||
S_0x56057d7fecf0 .scope module, "uut" "notGate" 2 6, 3 1 0, S_0x56057d7feb60;
|
||||
.timescale 0 0;
|
||||
.port_info 0 /INPUT 1 "A";
|
||||
.port_info 1 /OUTPUT 1 "B";
|
||||
L_0x5628fffaff40 .functor NAND 1, v0x5628fffafdd0_0, v0x5628fffafdd0_0, C4<1>, C4<1>;
|
||||
v0x5628fff697f0_0 .net "A", 0 0, v0x5628fffafdd0_0; 1 drivers
|
||||
v0x5628fff69c00_0 .net "B", 0 0, L_0x5628fffaff40; alias, 1 drivers
|
||||
.scope S_0x5628fffa0b60;
|
||||
.port_info 0 /INPUT 1 "A_i";
|
||||
.port_info 1 /OUTPUT 1 "B_o";
|
||||
L_0x56057d80df40 .functor NAND 1, v0x56057d80ddd0_0, v0x56057d80ddd0_0, C4<1>, C4<1>;
|
||||
v0x56057d7c77f0_0 .net "A_i", 0 0, v0x56057d80ddd0_0; 1 drivers
|
||||
v0x56057d7c7c00_0 .net "B_o", 0 0, L_0x56057d80df40; alias, 1 drivers
|
||||
.scope S_0x56057d7feb60;
|
||||
T_0 ;
|
||||
%vpi_call 2 12 "$dumpfile", "notGate.vcd" {0 0 0};
|
||||
%vpi_call 2 13 "$dumpvars" {0 0 0};
|
||||
%pushi/vec4 0, 0, 1;
|
||||
%store/vec4 v0x5628fffafdd0_0, 0, 1;
|
||||
%store/vec4 v0x56057d80ddd0_0, 0, 1;
|
||||
%delay 10, 0;
|
||||
%pushi/vec4 1, 0, 1;
|
||||
%store/vec4 v0x5628fffafdd0_0, 0, 1;
|
||||
%store/vec4 v0x56057d80ddd0_0, 0, 1;
|
||||
%delay 10, 0;
|
||||
%vpi_call 2 18 "$finish" {0 0 0};
|
||||
%end;
|
||||
|
Reference in New Issue
Block a user