kaltinsoy/verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

fpga

Browse Source
This commit is contained in:
k0rrluna
2025-01-23 05:25:40 +03:00
parent e91a8471ac
commit 8003e7f253
32 changed files with 459 additions and 497 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
gowin/bttn/impl/pnr/bttn_tr_content.html
View File

@ -55,7 +55,7 @@ table.detail_table th.label { min-width: 8%; width: 8%; }
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Jan 20 18:31:08 2025
<td>Tue Jan 21 15:29:17 2025
</td>
</tr>
<tr>