kaltinsoy/verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

tangFpga

Browse Source
This commit is contained in:
k0rrluna
2025-01-20 18:23:08 +03:00
parent a007343feb
commit 8e613a767e
19 changed files with 1158 additions and 1012 deletions
Download Patch File Download Diff File Expand all files Collapse all files

48
gowin/bttn/impl/pnr/bttn_tr_content.html
View File

@ -55,7 +55,7 @@ table.detail_table th.label { min-width: 8%; width: 8%; }
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jan 18 22:12:46 2025
<td>Mon Jan 20 17:48:16 2025
</td>
</tr>
<tr>
@ -76,11 +76,11 @@ table.detail_table th.label { min-width: 8%; width: 8%; }
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>124</td>
<td>158</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>12</td>
<td>14</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
@ -191,44 +191,44 @@ table.detail_table th.label { min-width: 8%; width: 8%; }
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R29C29</td>
<td>52.78%</td>
<td>R27C30</td>
<td>43.06%</td>
</tr>
<tr>
<td>R30C29</td>
<td>40.28%</td>
<td>R29C29</td>
<td>43.06%</td>
</tr>
<tr>
<td>R27C29</td>
<td>40.28%</td>
</tr>
<tr>
<td>R26C29</td>
<td>33.33%</td>
</tr>
<tr>
<td>R30C28</td>
<td>33.33%</td>
<td>R26C30</td>
<td>31.94%</td>
</tr>
<tr>
<td>R29C28</td>
<td>27.78%</td>
<td>30.56%</td>
</tr>
<tr>
<td>R29C30</td>
<td>27.78%</td>
</tr>
<tr>
<td>R30C27</td>
<td>26.39%</td>
</tr>
<tr>
<td>R29C27</td>
<td>23.61%</td>
</tr>
<tr>
<td>R30C30</td>
<td>19.44%</td>
<td>29.17%</td>
</tr>
<tr>
<td>R27C28</td>
<td>19.44%</td>
<td>26.39%</td>
</tr>
<tr>
<td>R27C31</td>
<td>25.00%</td>
</tr>
<tr>
<td>R26C28</td>
<td>25.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>