kaltinsoy/verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

overflow fix

Browse Source
This commit is contained in:
k0rrluna
2024-12-21 15:36:58 +03:00
parent 4363a50662
commit 9102d27bab
9 changed files with 1703 additions and 2851 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
project0.2/arithmeticUnit.v
View File

@@ -8,10 +8,10 @@ module arithmeticUnit (
);
wire [3:0] addY, subY;
wire overflowSUB, overflowADD, CarryOUTADD, CarryOUTSUB;
wire overflowADD, CarryOUTADD, CarryOUTSUB;
addition a1(.A(A), .B(B), .CarryIN(CarryIN), .Y(addY), .CarryOUT(CarryOUTADD), .overflow(overflowADD));
subtraction s1(.A(A), .B(B), .CarryIN(CarryIN), .Y(subY), .CarryOUT(CarryOUTSUB), .overflow(overflowSUB));
subtraction s1(.A(A), .B(B), .BorrowIN(CarryIN), .Y(subY), .BorrowOUT(CarryOUTSUB));
and add1 (add_Y[0], opCode[0], addY[0]);
and add2 (add_Y[1], opCode[0], addY[1]);
@@ -24,6 +24,6 @@ and sub3 (sub_Y[2], opCode[1], subY[2]);
and sub4 (sub_Y[3], opCode[1], subY[3]);
or or1 (CarryOUT, CarryOUTADD, CarryOUTSUB);
or or2 (overflow, overflowADD, overflowSUB);
or or2 (overflow, overflowADD, CarryOUTSUB);
endmodule