kaltinsoy/verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

fpga added

Browse Source
This commit is contained in:
k0rrluna
2025-01-19 14:01:08 +03:00
parent 4b2009e207
commit a007343feb
54 changed files with 19561 additions and 70 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
gowin/pmodtest/bttn.v Normal file
View File

@ -0,0 +1,8 @@
module bttn (
input [3:0] bttns,
output [3:0] pmod
);
assign bttns = pmod;
endmodule