kaltinsoy/verilog
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

final fpga

Browse Source
This commit is contained in:
k0rrluna
2025-01-21 05:12:57 +03:00
parent 6b83c0f2e7
commit e91a8471ac
92 changed files with 15650 additions and 199 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
gowin/bttn/impl/pnr/bttn.tr.html Normal file
View File

@ -0,0 +1,10 @@
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
</head>
<frameset cols="20%, 80%">
<frame src="bttn_tr_cata.html" name="cataFrame" />
<frame src="bttn_tr_content.html" name="mainFrame"/>
</frameset>
</html>