kaltinsoy/learnFPGAProject
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
2 Commits 1 Branch 0 Tags
main
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
kaltinsoy 6e38a6c1af newStep.v
2025-11-27 04:28:54 +03:00
BOARDS
newStep.v
2025-11-27 04:28:54 +03:00
FIRMWARE
initial
2025-09-23 13:44:14 +03:00
RTL
newStep.v
2025-11-27 04:28:54 +03:00
bench_iverilog.v
initial
2025-09-23 13:44:14 +03:00
clockworks1.v
newStep.v
2025-11-27 04:28:54 +03:00
clockworks.v
newStep.v
2025-11-27 04:28:54 +03:00
LESSON1.md
initial
2025-09-23 13:44:14 +03:00
README.md
initial
2025-09-23 13:44:14 +03:00
riscv_assembly.v
newStep.v
2025-11-27 04:28:54 +03:00
riscv_disassembly.v
newStep.v
2025-11-27 04:28:54 +03:00
SOC_pnr.json
newStep.v
2025-11-27 04:28:54 +03:00
SOC.fs
newStep.v
2025-11-27 04:28:54 +03:00
SOC.json
newStep.v
2025-11-27 04:28:54 +03:00
step1.v
initial
2025-09-23 13:44:14 +03:00
step2.v
initial
2025-09-23 13:44:14 +03:00
step3.v
initial
2025-09-23 13:44:14 +03:00
step4.v
initial
2025-09-23 13:44:14 +03:00
step5.v
newStep.v
2025-11-27 04:28:54 +03:00
step5k.v
newStep.v
2025-11-27 04:28:54 +03:00
step6.v
newStep.v
2025-11-27 04:28:54 +03:00
step7_with_disasm.v
newStep.v
2025-11-27 04:28:54 +03:00
step7.v
newStep.v
2025-11-27 04:28:54 +03:00
step8k.v
newStep.v
2025-11-27 04:28:54 +03:00
step9.v
newStep.v
2025-11-27 04:28:54 +03:00
step9k.v
newStep.v
2025-11-27 04:28:54 +03:00
step9kn.v
newStep.v
2025-11-27 04:28:54 +03:00

README.md

Toolchain

  • Yosys / Yosys NextPNR / Yosys Apicula

ToDo

  • Check documentation Yosys !
  • RISC-V ISA SET Manual
Reference in New Issue View Git Blame Copy Permalink
Description
No description provided
Readme 609 KiB
Languages
Verilog 74.4%
C 23.5%
Shell 1.1%
Assembly 0.5%
Makefile 0.3%
Other 0.2%